



**United States Continuation Patent Application for:**

**METHOD OF PREVENTING DIFFUSION OF COPPER  
THROUGH A TANTALUM-COMPRISING BARRIER LAYER**

**Inventors: Tony Chiang  
Gongda Yao  
Peijun Ding  
Fusen E. Chen  
Barry L. Chin  
Gene Y. Kohara  
Zheng Xu  
Hong Zhang**

**Attorney Docket No. AM-2044.C2**


---

**Certification Under 37 CFR § 1.10**

I hereby certify that this New Patent Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on this date March 8, 2004 in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number ER534274339US addressed to: Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

**Shirley L. Church, Esq., Reg. No. 31,858**

**Person Mailing Paper**

  
**Signature of Person Mailing Paper**

1                    DAMAGE-FREE SCULPTURED COATING DEPOSITION

2                    **BACKGROUND OF THE INVENTION**

3            1. Field of the Invention

4            The present invention pertains to a method of sputtering a sculptured coating  
5            over the walls of a high aspect ratio semiconductor feature in a manner which avoids  
6            or significantly reduces the possibility of damage to or contamination of underlying  
7            surfaces.

8            2. Brief Description of the Background Art

9            As the feature size of semiconductor patterned metal features has become  
10           increasingly smaller, it is particularly difficult to use the techniques known in the art  
11           to provide multilevel metallurgy processing. In addition, future technological  
12           requirements include a switch from the currently preferred metallurgy of aluminum to  
13           copper in some applications, because of copper's lower resistivity and higher  
14           electromigration resistance. The standard reactive ion etching method frequently used  
15           for patterning a blanket metal is particularly difficult with copper, since there are no  
16           volatile decomposition products of copper at low temperatures (less than about 200  
17           °C). The alternative deposition lift-off techniques are also limited in applicability in a  
18           copper structure, given the susceptibility of copper to corrosion by the lift-off  
19           solvents. Therefore, the leading process for formation of copper-comprising devices is  
20           a damascene structure, which requires the filling of embedded trenches and/or vias.

21           A typical process for producing a damascene multilevel structure having  
22           feature sizes in the range of 0.5 micron ( $\mu$ ) or less would include: blanket deposition  
23           of a dielectric material; patterning of the dielectric material to form openings;

1 application of a barrier layer over the surface of the dielectric material; deposition of a  
2 conductive material onto the substrate in sufficient thickness to fill the openings; and  
3 removal of excessive conductive material from the substrate surface using a chemical,  
4 mechanical, or combined technique such as chemical-mechanical polishing. When the  
5 feature size is below about 0.25  $\mu$ , typically the barrier layer and/or the conductive fill  
6 layer are deposited using a method selected from chemical vapor deposition (CVD),  
7 evaporation, electroplating, or ion deposition sputtering. Chemical vapor deposition,  
8 being completely conformal in nature, tends to create voids in the center of the filled  
9 opening, particularly in the instance of high aspect ratio features. Further,  
10 contaminants from the deposition source are frequently found in the deposited  
11 conductive material, which may affect adhesion and other film properties.  
12 Evaporation is successful in covering shallow features, but is generally not practical  
13 for the filling of high aspect ratio features, in part because the deposition rate for the  
14 evaporation technique is particularly slow, and also because of poor step coverage.  
15 Electroplating has recently shown promise as a method of filling contact vias, but the  
16 crystal orientation of electroplated copper is not optimum for the reduction of  
17 electromigration unless a proper seed layer is deposited prior to electroplating.  
18 Sputtered copper has been used to provide a seed layer over which a fill layer of  
19 electroplated copper or CVD copper can be applied, to improve crystal structure and  
20 improve device performance.

21 No matter which technique is used for the application of copper, prior to that  
22 application it is necessary to apply a barrier layer which prevents the diffusion of  
23 copper into adjacent materials. The barrier layer needs to be continuous and free from  
24 any openings which might permit the diffusion of copper atoms. Formation of such a  
25 continuous barrier layer is particularly difficult when the barrier layer must cover the  
26 surface of a feature having an aspect ratio of greater than about 3 : 1 and a feature  
27 size of 0.5  $\mu$ m or less. The preferred method of application of a barrier layer is

1 physical vapor deposition (PVD) with plasma sputtering being preferred among the  
2 PVD methods, due to the higher deposition rates obtainable using this method.  
3 Traditional plasma sputtering is used when possible, due to simplicity of the  
4 equipment required to carry out deposition. In some instances, when particularly  
5 small feature sizes are involved, less than 0.25  $\mu$ , for example, it may be necessary to  
6 use ion-deposition plasma (IMP) sputtering techniques.

7 Due to the difficulty in sculpturing a coating layer, whether it be a barrier  
8 layer, or a principally conductive layer, to fit a high aspect ratio, small dimensioned  
9 feature, a number of techniques have been developed in an attempt to provide the  
10 properly-shaped coating layer.

11 U.S. Patent No. 5,312,509 of Rudolph Eschbach, issued May 17, 1974,  
12 discloses a manufacturing system for low temperature chemical vapor deposition  
13 (CVD) of high purity metals. In particular, a semiconductor substrate including  
14 etched patterns is plasma cleaned, sputter coated with adhesion and nucleation seed  
15 layers, and a conductive layer is then applied using CVD. The CVD deposited metal  
16 is formed using a complex combination of reactor and substrate conditions which are  
17 controlled using a computer guidance system. This manufacturing system is  
18 recommended for the CVD deposition of pure copper at low temperatures.

19 U.S. Patent No. 4,514,437 to Prem Nath, issued April 30, 1985, discloses a  
20 method and apparatus for depositing thin films, such as indium tin oxide, onto  
21 substrates. The deposition comprises one step in the fabrication of electronic,  
22 semiconductor and photovoltaic devices. An electron beam is used to vaporize a  
23 source of solid material, and electromagnetic energy is used to provide an ionizable  
24 plasma from reactant gases. By passing the vaporized solid material through the  
25 plasma, it is activated prior to deposition onto a substrate. In this manner, the solid  
26 material and the reactant gases are excited to facilitate their interaction prior to the  
27 deposition of the newly formed compound onto the substrate.

1 U.S. Patent No. 4,944,961 to Lu et al., issued July 31, 1990, describes a  
2 process for partially ionized beam deposition of metals or metal alloys on substrates,  
3 such as semiconductor wafers. Metal vaporized from a crucible is partially ionized at  
4 the crucible exit, and the ionized vapor is drawn to the substrate by an imposed bias.  
5 Control of substrate temperature is said to allow non-conformal coverage of stepped  
6 surfaces such as trenches or vias. When higher temperatures are used, stepped  
7 surfaces are planarized. The examples given are for aluminum deposition, where the  
8 non-conformal deposition is carried out with substrate temperatures ranging between  
9 about 150 °C and about 200 °C, and the planarized deposition is carried out with  
10 substrate temperatures ranging between about 250 °C and about 350 °C.

11 U.S. Patent No. 4,976,839 to Minoru Inoue, issued December 11, 1990  
12 discloses a titanium nitride barrier layer of 500 Å to 2,000 Å in thickness formed by  
13 reactive sputtering in a mixed gas including oxygen in a proportion of 1 % to 5 % by  
14 volume relative to the other gases, comprising an inert gas and nitrogen. The  
15 temperature of the silicon substrate during deposition of the titanium nitride barrier  
16 layer ranged between about 350 °C and about 500 °C during the sputtering, and the  
17 resistivity of the titanium nitride film was "less than 100  $\mu \Omega$ -cm".

18 U.S. Patent No. 5,246,885 to Braren et al., issued September 21, 1993,  
19 proposes the use of a laser ablation system for the filling of high aspect ratio features.  
20 Alloys, graded layers, and pure metals are deposited by ablating targets comprising  
21 more than one material using a beam of energy to strike the target at a particular  
22 angle. The ablated material is said to create a plasma composed primarily of ions of  
23 the ablated material, where the plasma is translated with high directionality toward a  
24 surface on which the material is to be deposited. The preferred source of the beam of  
25 energy is a UV laser. The heating of the deposition surface is limited to the total  
26 energy deposited by the beam, which is said to be minimal.

27 S.M. Rossnagel and J. Hopwood describe a technique of combining

1 conventional magnetron sputtering with a high density, inductively coupled RF plasma  
2 in the region between the sputtering cathode and the substrate in their 1993 article  
3 titled "Metal ion deposition from ionized magnetron sputtering discharge", published  
4 in the J. Vac. Sci. Technol. B. Vol. 12, No. 1, Jan/Feb 1994. One of the examples  
5 given is for titanium nitride film deposition using reactive sputtering, where a titanium  
6 cathode is used in combination with a plasma formed from a combination of argon  
7 and nitrogen gases. The resistivity of the films produced ranged from about  $200 \mu \Omega$ -  
8 cm to about  $75 \mu \Omega$ -cm, where higher ion energies were required to produce the lower  
9 resistivity films. The higher the ion energy, the more highly stressed the films,  
10 however. Peeling of the film was common at thicknesses over 700 Å, with  
11 depositions on circuit topography features delaminating upon cleaving.

12 S.M. Rossnagel and J. Hopwood describe a technique which enables control of  
13 the degree of directionality in the deposition of diffusion barriers in their paper titled  
14 "Thin, high atomic weight refractory film deposition for diffusion barrier, adhesion  
15 layer, and seed layer applications" J. Vac. Sci. Technol. B 14(3), May/Jun 1996. In  
16 particular, the paper describes a method of depositing tantalum (Ta) which permits the  
17 deposition of the tantalum atoms on steep sidewalls of interconnect vias and trenches.  
18 The method uses conventional, non-collimated magnetron sputtering at low pressures,  
19 with improved directionality of the depositing atoms. The improved directionality is  
20 achieved by increasing the distance between the cathode and the workpiece surface  
21 (the throw) and by reducing the argon pressure during sputtering. For a film  
22 deposited with commercial cathodes (Applied Materials Endura® class; circular planar  
23 cathode with a diameter of 30 cm) and rotating magnet defined erosion paths, a throw  
24 distance of 25 cm is said to be approximately equal to an interposed collimator of  
25 aspect ratio near 1.0. In the present disclosure, use of this "long throw" technique  
26 with traditional, non-collimated magnetron sputtering at low pressures is referred to as  
27 "Gamma sputtering". Gamma sputtering enables the deposition of thin, conformal

1 coatings on sidewalls of a trench having an aspect ratio of 2.8 : 1 for 0.5  $\mu\text{m}$ -wide  
2 trench features. However, Gamma sputtered TaN films exhibit a relatively high film  
3 residual compressive stress which can cause a Ta film or a tantalum nitride (e.g.  $\text{Ta}_2\text{N}$   
4 or TaN) film to peel off from the underlying substrate (typically silicon oxide  
5 dielectric). In the alternative, if the film does not peel off, the film stress can cause  
6 feature distortion on the substrate (typically a silicon wafer) surface or even  
7 deformation of a thin wafer.

8 U.S. Patent No. 5,354,712 to Ho et al., issued October 11, 1994, describes a  
9 method for forming interconnect structures for integrated circuits. Preferably, a  
10 barrier layer of a conductive material such as sputtered titanium nitride (TiN) is  
11 deposited over a trench surface which is defined by a dielectric layer. The TiN  
12 provides a seed layer for subsequent metal deposition. A conformal layer of copper is  
13 selectively deposited over the conductive barrier layer using CVD techniques.

14 U.S. Patent No. 5,585,763, issued to Joshi et al. on December 17, 1996,  
15 discloses refractory metal capped low resistivity metal conductor lines and vias. In  
16 particular, the low resistivity metal is deposited using physical vapor deposition (e.g.,  
17 evaporation or collimated sputtering), followed by chemical vapor deposition (CVD)  
18 of a refractory metal cap. Recommended interconnect metals include  $\text{Al}_x\text{Cu}_y$  (wherein  
19 the sum of x and y is equal to one and both x and y are greater than or equal to zero).

20 The equipment required for collimated sputtering is generally difficult to  
21 maintain and difficult to control, since there is a constant build up of sputtered  
22 material on the collimator over time. Collimated sputtering is described in U.S.  
23 Patent No. 5,478,455 to Actor et al., issued December 26, 1995. Collimation,  
24 whether for sputtering or evaporation, is inherently a slow deposition process, due to  
25 the reduction in sputtered flux reaching the substrate.

26 U.S. Patent Application, Serial No. 08/855,059 of the present applicants, filed  
27 May 13, 1997, describes a method of filling features on a semiconductor workpiece

1 surface with copper using sputtering techniques. The surface temperature of the  
2 substrate is controlled within particular temperature ranges during application of the  
3 copper layer. The sputtering method is selected from a number of potential sputtering  
4 methods, including gamma sputtering, coherent sputtering, IMP (ion metal plasma),  
5 and traditional sputtering, all of which are described in detail. The content of  
6 Application Serial No. 08/855,059 is hereby incorporated by reference in its entirety.

7 U.S. Patent Application, Serial No. 08/511,825 of Xu et al., filed August 7,  
8 1995, assigned to the Assignee of the present invention, and hereby incorporated by  
9 reference in its entirety, describes a method of forming a titanium nitride-comprising  
10 barrier layer which acts as a carrier layer. The carrier layer enables the filling of  
11 apertures such as vias, holes or trenches of high aspect ratio and the planarization of a  
12 conductive film deposited over the carrier layer at reduced temperatures compared to  
13 prior art methods. The Xu et al. preferred embodiment carrier layer is a Ti/TiN/Ti  
14 three layered structure which is deposited using ion deposition (or ion metal plasma)  
15 sputtering techniques. Figure 1 of the present application shows a schematic of a  
16 cross-sectional view of a contact via which includes the carrier layer of Xu et al. In  
17 particular, Figure 1 shows an exemplary contact 118 formed in a high aspect ratio  
18 aperture 113. Specifically, aperture 113 has an aspect ratio of about 5:1, where  
19 dimension 120 is about 0.25  $\mu$  wide and dimension 122 is about 1.2  $\mu$ . The contact  
20 118 includes at least two sub-elements. A carrier layer 100, which also acts as a  
21 barrier layer, and a conductive material 119 which has been deposited over the carrier  
22 layer 100, to fill the volume of the aperture remaining after the carrier layer has been  
23 deposited.

24 With reference to carrier/barrier layer 100, this three-layered structure is  
25 formed from a first sub-layer 112 of titanium which was sputtered from a target and  
26 partially ionized ( 10 % to 100 % ionization) prior to being deposited on the surface  
27 of both silicon dioxide layer 111 and silicon base 110. The technique wherein the



1 target material is ionized after leaving the target and prior to deposition on the  
2 substrate is referred to as "ion deposition sputtering" or as "ion metal plasma" (IMP)  
3 sputtering. The second sub-layer 114 is a layer of sputtered titanium which is  
4 partially ionized and reacted with nitrogen to form titanium nitride before deposition  
5 over first sub-layer 112. The third sub-layer 116 is a layer composed of both  
6 sputtered titanium and titanium nitride deposited in a partially ionized state.

7 The carrier/barrier layer, once deposited, provides a conformal layer having a  
8 thickness of approximately 800 Å, leaving an interior volume 117 within the aperture  
9 to be filled with conductive material 119. The conformal carrier/barrier layer 100 was  
10 deposited using partially ionized sputtered titanium and titanium nitride, which  
11 partially ionized material was directed toward aperture substrates 110 and 111 using  
12 an electric field on the substrate support platen (not shown). The equipment used to  
13 provide the partially ionized sputtered materials and the electric field on the substrate  
14 is described in detail in the Xu et al. patent application, and is described in more  
15 general terms below.

16 The conformal carrier/barrier layer 100 as depicted in the Xu et al. Figure 1 is  
17 achieved only if an adequate electric field (bias) is applied to the support platen (not  
18 shown) upon which the substrate sets, thereby imparting a bias to the substrate itself.  
19 Typically the substrate bias was about -70V.

20 We have discovered that application of a substrate bias of about - 70 V during  
21 the application of layer 112, causes ions to impact on underlying silicon substrate 110  
22 and silicon dioxide sidewall substrate 111, and results in a simultaneous sputtering of  
23 these surfaces. Atoms sputtered from silicon substrate 110 and silicon dioxide  
24 substrate 111 contaminate surrounding surfaces of other materials as well as the  
25 composition of barrier layer 112. The present invention provides a method of  
26 depositing and sculpting a sputtered carrier/barrier layer 100 to the desired shape  
27 without significantly contaminating or disturbing surrounding surfaces.

## SUMMARY OF THE INVENTION

In accordance with the present invention, we disclose a method of applying a sculptured layer of material on a semiconductor feature surface using ion deposition sputtering, wherein a surface onto which the sculptured layer is applied is protected to resist erosion and contamination by impacting ions of a depositing layer, said method comprising the steps of:

a) applying a first portion of a sculptured layer using traditional sputtering or ion deposition sputtering, with sufficiently low substrate bias that a surface onto which said sculptured layer is applied is not eroded away or contaminated in an amount which is harmful to said semiconductor feature performance or longevity; and

b) applying a subsequent portion of said sculptured layer using ion deposition sputtering, with sufficiently high substrate bias to sculpture a shape from said first portion, while depositing additional layer material.

The method is particularly applicable to the sculpturing of barrier layers, wetting layers and conductive layers upon semiconductor feature surfaces. When the conductive layer is tungsten and the barrier layer is titanium, using the method to deposit the titanium layer, so that the titanium is not contaminated by impurities sputtered off of surfaces adjacent the bottom of a contact via, for example, prevents an increase in the resistivity of the contact. When the conductive layer is aluminum and the underlying layer is a titanium wetting layer, use of the method to deposit the titanium avoids contamination of the titanium wetting layer by oxygen sputtered off of adjacent silicon dioxide surfaces during the titanium. An aluminum layer subsequently applied over the non-contaminated titanium layer will flow better over the titanium layer. When the conductive layer is copper and the underlying layer is a tantalum barrier layer, for example, the method enables deposition of an non-contaminated and conformal tantalum barrier layer, even at small feature size and high aspect ratio.

1 A conformal tantalum barrier layer of relatively uniform thickness is critical  
2 when the overlying layer is copper, since the surface diffusion characteristics of  
3 copper cause diffusion into adjacent materials unless a proper barrier layer is used to  
4 isolate the copper. To prevent the copper from diffusing into adjacent materials, the  
5 barrier layer used to isolate the copper must be continuous; preferably, the layer is  
6 conformal and has a minimum thickness of at least about 5 Å, depending on feature  
7 geometry. For example, and not by way of limitation, when the aspect ratio of a  
8 feature such as a trench or a contact via is high (typically greater than about 3:1) and  
9 the feature size is small (typically the largest dimension at the bottom of the trench or  
10 via is about 0.5 μ or less), the barrier layer thickness on the walls near the base of the  
11 trench or via tends to thin. The higher the aspect ratio, the greater the thinning effect.  
12 Since the layer deposition is non-conformal, if additional material is deposited to  
13 compensate for the thinning, a large overhang (shoulder) is produced inside the feature  
14 near the opening of the feature. This overhang interferes with filling of the feature  
15 with a conductive material and may cause an increase in via/contact or line resistance.  
16 It is necessary to use ion deposition plasma techniques to deposit a more conformal  
17 layer. In addition, to provide a sculptured thickness of a barrier layer over the  
18 surface of a feature, it is necessary to bias the feature surface during deposition of the  
19 barrier layer.

20 To avoid contamination of surrounding surfaces and the barrier layer or  
21 wetting layer material itself during deposition, the barrier layer or wetting layer is  
22 deposited as follows: a first portion of material is deposited on the substrate surface  
23 using either a traditional sputtering technique or using an ion deposition plasma, but in  
24 combination with sufficiently low substrate bias voltage that the surfaces toward which  
25 ionized barrier layer material is attracted are not sputtered in an amount which is  
26 harmful to device performance or longevity. Typically, the substrate bias voltage  
27 should be less than about - 20 V. Excellent results are achieved when no power is

1 applied to the substrate support platen to bias the substrate. Preferably, the initial  
2 deposition is carried out at vacuum chamber pressures greater than about 10 mT. The  
3 barrier layer or wetting layer can be deposited at temperatures commonly used in the  
4 art.

5 After deposition of a first portion of barrier layer material, the bias voltage is  
6 increased during the deposition of additional barrier layer material over the feature  
7 surface. The application of increased bias voltage results in the resputtering  
8 (sculpturing) of the first portion of barrier layer or wetting layer material (deposited at  
9 the lower substrate bias voltage) while enabling a more anisotropic deposition of  
10 newly depositing material. Availability of the material which was deposited at the  
11 lower bias voltage on the surface of a trench or via protects the substrate surface  
12 under the barrier or wetting layer material during the sputtering deposition at higher  
13 bias voltage. This avoids breakthrough into the substrate by impacting ionized  
14 material which could destroy device functionality. It also reduces or avoids  
15 contamination of the barrier or wetting layer with material sputtered from adjacent  
16 surfaces during application of the barrier or wetting layer.

17 The barrier layer may be sculptured using a combination of multiple non-  
18 substrate-biased and substrate-biased deposition steps or a gradual ramp up of bias  
19 power under varying conditions optimized for the feature geometries of interest.

20 A conductive material seed layer, and particularly a copper seed layer applied  
21 to the feature may be accomplished using the same sculpturing technique as that  
22 described above with reference to the barrier layer and wetting layer. Sculpturing of a  
23 copper seed layer is especially important when the copper fill is to be achieved by  
24 electroplating, chemical vapor deposition (CVD), PVD (for example the copper  
25 deposition technique described in applicants' co-pending application Serial No.  
26 08/855,059) or a combination of these methods. It is necessary to have a continuous  
27 conformal seed layer. Without sculpturing of the copper seed layer, there is typically

1 too much overhang of deposited material at the top of a contact via. This overhang  
2 leads to closure of the via opening prior to complete fill of the via, leaving voids  
3 inside the contact. If there is too much sputtering of the copper seed layer, this  
4 creates an absence of seed layer at the bottom of the via. Absence of copper seed  
5 layer causes voids to form at the bottom of the via when due to lack of copper growth  
6 in that area. (When the copper fill is deposited using electroplating, there is a lack of  
7 current for electroplating in areas where there is no copper seed layer.) The present  
8 method provides a continuous conformal seed layer. Substrate temperature is critical  
9 during the deposition and sculpturing of a copper seed layer, to avoid dewetting of the  
10 copper from the barrier layer surface. Preferably the substrate temperature during  
11 deposition and sculpturing of a copper seed layer is less than about 500 °C, and more  
12 preferably less than about 200 °C.

### 13 BRIEF DESCRIPTION OF THE DRAWINGS

14 Figure 1 shows a schematic of a cross-sectional view of a contact via including  
15 a multiple-layered barrier layer overlaid with a metallic conductive layer. Figure 1 is  
16 a prior art drawing taken from U.S. Patent Application, Serial No. 08/511,825 of Xu  
17 et al. which is assigned to the assignee of the present invention.

18 Figure 2 illustrates, in schematic format, an apparatus of the kind which can be  
19 used to obtain ionization of sputtered target atoms prior to their deposition on a  
20 substrate and to attract the ionized material to the substrate. Figure 2 is a prior art  
21 drawing taken from U.S. Patent Application, Serial No. 08/511,825 of Xu et al.  
22

23 Figure 3 shows a schematic of a cross-sectional view of a contact via where a  
24 substrate bias is used to attract the ionized atoms. The impacting ions can erode away  
25 the base of the contact.

1           Figure 4 shows a schematic of the kind shown in Figure 3, where no substrate  
2           bias is used to attract the ionized target atoms. A heavy build up of material occurs  
3           near the opening of the via. A relatively thick layer of target material is deposited at  
4           the bottom of the via, but the thickness of the deposited layer on the walls of the via  
5           near the bottom is very thin.

6           Figure 5 shows a schematic of the kind shown in Figures 3 and 4, where the  
7           technique of the present invention is used to ensure that the base of the contact is not  
8           eroded away and is not contaminated, while a sculptured, even layer of deposited  
9           target material is obtained on the walls of the via.

#### 10           **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

11           Application of thin barrier layers, wetting layers, and seed layers of conductive  
12           materials to the surface of a semiconductor feature requires tailoring of the layer to  
13           the shape of the feature if optimum feature performance is to be achieved.

14           Tailoring of such thin layers using physical vapor deposition (PVD) techniques  
15           has been of particular interest in recent years due to the many desirable properties of  
16           materials applied using PVD. Ion deposition sputtering, also known as IMP, has been  
17           used to enable PVD application of material layers in features having small feature size  
18           a high aspect ratios. However, ion deposition sputtering can have adverse side effects  
19           in terms of erosion via sputtering of underlying layers which are contacted by the ion  
20           deposition sputtered material. Further, the material eroded away from the underlying  
21           layer can contaminate adjacent surfaces of the feature.

22           The present method for applying a ion deposition sputtered sculptured layer of  
23           material on a semiconductor feature surface avoids sputtering of the substrate on  
24           which the ion deposition layer is deposited. The method is particularly useful in the  
25           deposition of barrier layers at the bottom of a via, where contamination from adjacent

1 surfaces during deposition of the barrier layer can ultimately increase resistivity of the  
2 contact. The method is particularly useful in the deposition of a barrier layer when a  
3 conformal relatively uniform deposition is required to prevent diffusion of the material  
4 used as the conductive layer into adjacent dielectric materials. The method is  
5 particularly useful in the deposition of a wetting layer when contamination of the  
6 wetting layer affects the ability of the layer to perform the wetting function. The  
7 method is particularly useful in the deposition of a conductive seed layer when  
8 contamination of the seed layer prevents the formation of a proper crystal structure in  
9 subsequently deposited conductive material. Further, in instances where the feature  
10 size is small and the aspect ratio is high and it is necessary to obtain a continual  
11 conformal seed layer of conductive material over the feature surface, the ability to  
12 sculpture the conformal layer is especially advantageous, as is the case when the  
13 conductive material is copper.

14 To prevent copper from diffusing into adjacent materials, the barrier layer used  
15 to isolate the copper needs to be continuous and is preferably conformal and  
16 substantially uniform in thickness, having a minimum thickness of at least about 5 Å,  
17 depending on feature geometry. When the feature size is small and the aspect ratio  
18 is high, a barrier layer applied over a feature such as a trench or contact via surface  
19 tends to thin out toward the bottom of the feature. In order to obtain the desired  
20 barrier layer minimum thickness on the feature walls near the bottom, it is necessary  
21 to use ion deposition plasma techniques to deposit the barrier layer. In addition, it is  
22 necessary to bias the surface the barrier layer is applied to, to form the barrier layer  
23 material in a manner which provides a sculptured, substantially uniform, conformal  
24 coating shape. It is important to avoid contamination of surrounding surfaces and the  
25 barrier layer material itself during deposition of the barrier layer. The same is true  
26 with regard to copper contamination of underlying layers and contamination of the  
27 copper layer itself during deposition of a copper layer over the barrier layer.

1 Sputtering of the underlying substrate material can cause damage, destroy barrier layer  
2 properties, or poison a copper seed layer (e.g. low resistivity materials such as copper  
3 are extremely sensitive to impurities). To avoid the sputtering of underlying substrate  
4 material, it is necessary to first sputter deposit a protective layer of material over the  
5 surface of the feature using sufficiently low substrate bias voltage that the surfaces  
6 toward which depositing ionized material is attracted are not sputtered in an amount  
7 which is harmful to device performance or longevity. After deposition of at least a  
8 portion of the barrier layer material, the bias voltage is increased to assist in the  
9 sculpturing of both the previously deposited and the newly depositing barrier material.  
10 This same technique can be used during the deposit of a copper seed layer, to avoid  
11 copper contamination of underlying material layers.

12 The method of the present invention is not intended to be limited to  
13 applications in which copper is the conductive layer, however. The avoidance of the  
14 erosion of underlying layers during the deposition of barrier layers and metal  
15 conductive seed layers and fill layers is applicable to other systems such an aluminum  
16 conductive layer used in combination with a Ti/TiN barrier layer, for example.

## 17 I. DEFINITIONS

18 As a preface to the detailed description, it should be noted that, as used in this  
19 specification and the appended claims, the singular forms "a", "an", and "the" include  
20 plural referents, unless the context clearly dictates otherwise. Thus, for example, the  
21 term "a semiconductor" includes a variety of different materials which are known to  
22 have the behavioral characteristics of a semiconductor, reference to a "plasma"  
23 includes a gas or gas reactants activated by an RF or DC glow discharge, and  
24 references to "copper", "aluminum" and "tungsten" includes alloys thereof. In  
25 particular, herein, the reference to compounds such as "TiN", "TaN", "MoN", "WN",  
26 "TiSiN", "TaSiN", "MoSiN", "WSiN", and the like is intended to include all



1 compounds containing a combination of the elements listed and is not intended to be  
2 limited a particular stoichiometry.

3 Specific terminology of particular importance to the description of the present  
4 invention is defined below.

5 The term "aluminum" includes alloys of aluminum of the kind typically used  
6 in the semiconductor industry. Such alloys include aluminum-copper alloys, and  
7 aluminum-copper-silicon alloys, for example. Typically such alloys of aluminum  
8 comprise about 0.5 % copper.

9 The term "anisotropic deposition" refers to the deposition of material which  
10 does not proceed in all directions at the same rate. If deposition occurs exclusively in  
11 one direction, the deposition process is said to be completely anisotropic in that  
12 direction..

13 The term "aspect ratio" refers to the ratio of the height dimension to the width  
14 dimension of particular openings into which an electrical contact is to be placed. For  
15 example, a via opening which typically extends in a cylindrical form through multiple  
16 layers has a height and a diameter, and the aspect ratio would be the height of the  
17 cylinder divided by the diameter. The aspect ratio of a trench would be the height of  
18 the trench divided by the minimal width of the trench at its base.

19 The term "copper" refers to copper and alloys thereof; wherein the copper  
20 content of the alloy is at least 80 atomic %. The alloy may comprise more than two  
21 elemental components.

22 The term "feature" refers to contacts, vias, trenches, and other structures which  
23 make up the topography of the substrate surface.

24 The term "ion-deposition plasma sputtered" and the term "ion metal plasma  
25 (IMP) refer to sputter deposition, preferably magnetron sputter deposition, where a  
26 high density, inductively coupled RF plasma is created between the sputtering cathode  
27 and the substrate support electrode, whereby at least a portion of the sputtered

1 emission is in the form of ions at the time it reaches the substrate surface.

2 The term "ion-deposition plasma sputtered copper" or "IMP sputtered copper"  
3 or "IMP copper" refers to a copper deposition which was sputtered using the IMP  
4 sputter deposition process.

5 The term "reactive ion-deposition plasma sputtering" or "reactive ion metal  
6 plasma (IMP)" refers to ion-deposition plasma sputtering wherein a reactive gas is  
7 supplied during the sputtering to react with the ionized material being sputtered,  
8 producing an ion-deposition sputtered compound containing the reactive gas element.

9 The term "seed layer" refers to a layer which is deposited to promote  
10 adhesion, enhance nucleation, and to obtain a desired crystal orientation during  
11 subsequent deposition (typically of the same material). With reference to the  
12 preferred embodiment described subsequently herein, where a copper seed layer is  
13 deposited using IMP sputtering means and then sculptured using the method described  
14 herein, this provides a thin seed layer which ensures proper nucleation during  
15 subsequent copper application by electroplating.

16 The term "SEM" refers to a scanning electron microscope.

17 The term "traditional sputtering" or "standard sputtering" refers to a method of  
18 forming a film layer on a substrate wherein a target is sputtered and the material  
19 sputtered from the target passes between the target and the substrate to form a film  
20 layer on the substrate, and no means is provided to ionize a substantial portion of the  
21 target material sputtered from the target before it reaches the substrate. One apparatus  
22 configured to provide traditional sputtering is disclosed in U.S. Patent No. 5,320,728,  
23 the disclosure of which is incorporated herein by reference. In such a traditional  
24 sputtering configuration, the percentage of target material which is ionized is less than  
25 10 %, more typically less than 1%, of that sputtered from the target.  
26

## 1 II. AN APPARATUS FOR PRACTICING THE INVENTION

2 The sculpturing method of the present invention may be carried out in a  
3 Centura® or in an Endura® Integrated Processing System available from Applied  
4 Materials, Inc. (Santa Clara, California). The Endura® system is shown and described  
5 in United States Patents Nos. 5,186,718 and 5,236,868, the disclosures of which are  
6 incorporated by reference.

7 To form the barrier layer structure of the present invention, the processing  
8 elements shown in Figure 2 can be operated within one of the low pressure process  
9 chambers contained within an Endura® Integrated Processing System. With reference  
10 to Figure 2, the low pressure process chamber for forming the barrier layer of the  
11 present invention employs a standard sputter magnet 210 (to confine the sputtering  
12 plasma, enabling an increased sputtering rate) and a tantalum sputtering target  
13 cathode of about 14 inches (35.5 cm) in diameter, with a DC power applied to this  
14 cathode over a range from about 0.5 kW to about 8 kW. The substrate, was an 8 inch  
15 (200 mm) diameter silicon wafer, having a 1.2  $\mu\text{m}$  thick layer of silicon dioxide  
16 dielectric overlying the silicon wafer. The dielectric layer had been patterned to  
17 contain contact vias which were 0.35  $\mu\text{m}$  in diameter at the bottom and 1.2  $\mu\text{m}$  in  
18 height. The substrate wafer was placed a distance of about 5 inches (13 cm) from  
19 target cathode 212. A high density, inductively coupled RF plasma was generated in  
20 the region between the target cathode 212 and the substrate 218 by applying RF  
21 power 213 over a range from about 100 kHz to about 60 MHz (preferably from about  
22 2 MHz to about 13.56 MHz) to a single or multiple turn metal coil strip at a wattage  
23 ranging from about 0.5 kW to about 6 kW (and preferably ranging from about 1.5 kW  
24 to about 4 kW). Preferably the strip coil consists of less than 3 to 4 turns.

25 A substrate bias voltage ranging from 0 to about -300 V DC may be applied to  
26 the substrate, typically by applying RF power to the platen on which the substrate sits.  
27 When a bias voltage is applied, a D.C. substrate bias is created which attracts ions

1 from the plasma to the substrate.

2 III. THE FORM OF THE BARRIER LAYER  
3 WITHIN THE TRENCH OR VIA

4 EXAMPLE ONE:

5 Figure 3 shows a schematic of a SEM profile of silicon wafer substrate 310  
6 with a silicon dioxide dielectric layer 311 deposited thereover. The silicon dioxide  
7 layer 311 had been patterned to contain a via 313 having a bottom dimension 320 of  
8  $0.35\text{ }\mu\text{m}$  and a height 322 of  $1.2\text{ }\mu\text{m}$ . A tantalum barrier layer 312 was applied over  
9 the surface 314 of the via 313 using an ion-deposition plasma process. In particular,  
10 the DC power to the target was 2 kW, the RF power to the coil (at 2 MHz) was 1.5  
11 kW, the bias to the substrate was about -70 V (at about 200 W) during the entire  
12 deposition. The pressure in the vacuum chamber was about 40 mT, and the  
13 temperature of the substrate at the time of deposition of the tantalum barrier layer 312  
14 was about 75 °C. The tantalum barrier layer 312 which was deposited exhibited a  
15 thickness 324 of about 900 Å on the upper surface of via 313, and a thickness on the  
16 interior walls of via 313 of about 150 Å, with no excessive build up at the upper  
17 opening 326 of via 313. Although the layer thickness control over the upper portion  
18 of the via wall was good, the high substrate bias caused a break-through 328 at the  
19 bottom 316 of the via 313, so that the tantalum was very thin or not present at the  
20 break-through 328 location and/or was forced into the underlying silicon substrate  
21 310. Resputtering of depositing tantalum resulted in a build up 329 near the bottom  
22 316 of the via 313. This resultant structure is not acceptable, as it typically leads to  
23 leakage and poor resistivity within the contact structure. One skilled in the art can  
24 anticipate that, depending on the feature involved, device function would be very  
25 adversely affected if not destroyed.

## 1       EXAMPLE TWO:

2               Figure 4 shows a schematic of a SEM profile of a silicon wafer substrate 410  
3       with a silicon dioxide dielectric layer 411 deposited thereover. The silicon dioxide  
4       layer 411 had been patterned to contain a via 413 having a bottom dimension 420 of  
5       0.35  $\mu\text{m}$  and a height 422 of 1.2  $\mu\text{m}$ . A tantalum barrier layer 412 was applied over  
6       the surface 414 of the via 413 using an ion-deposition plasma process. In particular,  
7       the DC power to the target was 2 kW, the RF power to the coil (at 2 MHz) was 1.5  
8       kW. In this instance there was no bias to the substrate. The pressure in the vacuum  
9       chamber was about 40 mT, and the temperature of the substrate at the time of  
10       deposition of the tantalum barrier layer 412 was about 75 °C. Tantalum was  
11       deposited for a period of about 60 seconds. The absence of substrate bias resulted in  
12       the deposit of a large quantity of tantalum at the bottom 416 of via 413. The  
13       tantalum layer 412 was about 1,200 Å thick 424 on the substrate surface, about 400 Å  
14       thick on the walls of the via 413 near the opening 426, and thinned toward the bottom  
15       416. The thickness of the tantalum layer 412 was minimal (if present at all) at the  
16       corner 415 near the bottom 416 of the via 413. The average thickness of the tantalum  
17       layer 412 at the bottom 416 of via 413 was about 300 Å. The thin barrier layer 412  
18       at corners 415 provided a source for diffusion of subsequently applied copper fill (not  
19       shown) into both the silicon dioxide dielectric layer 411 and into the silicon substrate  
20       410.

21               The thinning of a titanium nitride barrier layer in contact with an aluminum fill  
22       is not as critically important as the thinning of a tantalum barrier layer in contact with  
23       a copper fill, since the aluminum forms an interface with a silicon dioxide insulating  
24       layer of the kind typically used in the semiconductor industry as a dielectric.  
25       However, a titanium wetting layer is typically used, for example, as a wetting layer  
26       underlying an aluminum fill in a contact via. If the titanium is contaminated during  
27       deposition by materials sputtered from surrounding surfaces, its ability to perform as a

1 wetting layer during the aluminum fill is diminished.

2 When the conductive material is copper, not only is there a possible  
3 contamination problem due to sputtering of underlying surface onto which a tantalum  
4 or tantalum nitride barrier layer is applied, but in addition, if the barrier layer becomes  
5 too thin, the copper can diffuse into the silicon dioxide dielectric layer, eventually  
6 leading to device failure. When copper is used as the conductive fill material, it is  
7 important to find a means of ensuring a more constant thickness of the carrier/barrier  
8 layer over the entire aperture surface. This avoids the formation of an overhang at the  
9 top of a contact via which can lead to closure of the via opening and void formation  
10 upon copper fill. In addition a continuous conformal barrier layer prevents the  
11 diffusion of copper into adjacent layers segregated from the copper by the barrier  
12 layer. Once again, an important consideration in determining how to form a  
13 continuous conformal barrier layer or wetting layer is the amount of contamination of  
14 adjacent surfaces which will occur as a result of the deposition process.

15 EXAMPLE THREE:

16 Figure 5 shows a schematic of a SEM profile of silicon wafer substrate 510  
17 with a silicon dioxide dielectric layer 511 deposited thereover. The silicon dioxide  
18 layer 511 had been patterned to contain a via 513 having a bottom dimension 520 of  
19  $0.35\text{ }\mu\text{m}$  and a height 22 of  $1.2\text{ }\mu\text{m}$ . A tantalum barrier layer 512 was applied over  
20 the surface 514 of the via 513 using an ion-deposition plasma process. In particular,  
21 an initial deposition of tantalum was made using a DC power to the target was 2 kW,  
22 the RF power to the coil (at 2 MHz) was 1.5 kW, the pressure in the vacuum chamber  
23 was about 40 mT, and the substrate temperature was about 25 °C. Tantalum barrier  
24 layer 512 material was applied for about 15 seconds without the application of  
25 substrate biasing power.

26 The substrate bias was then applied to -60V (250 W), and additional tantalum

1 was applied using ion deposition plasma for a period of about 45 seconds. The  
2 pressure in the vacuum chamber was about 40 mT and the substrate temperature was  
3 about 25 °C. During this second deposition period, tantalum from the first deposition  
4 period was resputtered, with excess tantalum being removed from the area of upper  
5 opening 526 of via 513 and reshaped in the area near the bottom 516 of via 513. The  
6 final via structure was as shown in Figure 5, where the tantalum barrier layer has a  
7 relatively uniform thickness 524 of about 1,000 Å on the upper substrate surface of  
8 via 513, no overhang at opening 526, and a uniform thickness of about 150 Å on the  
9 inside walls of the via 513. There was no damage to underlying silicon substrate 510  
10 or to the silicon dioxide layer 511 during deposition of barrier layer 51.

11 This ion deposition plasma sputtering technique can be designed to have  
12 multiple non-biased and biased deposition steps under varying conditions optimized  
13 for the feature geometries of interest. The substrate bias can be ramped up and down  
14 in a manner which permits the desired sculpturing. The technique is applicable to any  
15 ion deposition plasma sputtered layer, including barrier layers such as: Ta, TaN,  
16 TaSiN, Mo, MoN, MoSiN, TiN, TiSiN, W, WN, and WSiN, for example; and,  
17 wetting layers such as Ta, Mo, and Ti, for example. The technique also works for the  
18 application of a seed layer of metallic conductive materials such as Cu, Ni, Ag, Au,  
19 Al, W, and Pt, for example. In particular, applicants deposited a copper seed layer  
20 using this technique and found that the copper deposition followed the same thickness  
21 profile patterns as those exhibited during the tantalum barrier layer deposition.

22 The method of the present invention is particularly beneficial when used for  
23 sculpting copper deposition into a contact via, since a build up on the upper edges  
24 (shoulders) of the via opening can lead to closure of the opening prior to complete  
25 filling, as previously mentioned. Further, too much sputtering at the bottom of the via  
26 can resputter all of the copper seed layer from the bottom surface, leaving a bare  
27 tantalum barrier layer. Upon subsequent application of copper fill, the fill will not

1 grow where there is no seed layer, and a void is created at the bottom of the contact.  
2 For example, when the copper fill is electroplated, the electroplated copper will not  
3 grow where there is no seed layer due to lack of current for electroplating in such  
4 areas. The present sculpturing method solves these problems while avoiding the  
5 contamination of adjacent surfaces during a copper seed layer deposition.

6 The above described preferred embodiments are not intended to limit the scope  
7 of the present invention, as one skilled in the art can, in view of the present disclosure  
8 expand such embodiments to correspond with the subject matter of the invention  
9 claimed below.